

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more ▼](#)

[Sign in](#)

Google scholar

behavioral parasitic simulation validation

Search

[Advanced Scholar Search](#)  
[Scholar Preferences](#)

Scholar



Articles and patents

anytime

include citations

Results 11 - 20 of about 8,460. (0.10 sec)

[CITATION] Finite difference based power diodes **simulation** within SPICE: Modeling approach and **validation**

GM Bulatti, F Cappelluti, G Ghione

[Cited by 6](#) - [Related articles](#) - [BL Direct](#) - [All 2 versions](#)

[PDF] [Hardware, software and mechanical cosimulation for automotive applications](#)

[psu.edu](#) [PDF]

P Le Marrec, CA Valderrama, F Hessel, AA ... - Proceedings of the ..., 1998 - Citeseer

... The software application eliminates the **parasitic** vi- bration of the user pedal control, and the motor **behavior** vibration to have the best regulation between the pedal pres- sure and the speed of the motor. Figure 5 shows the timed co-**simulation** of the first example. ...

[Cited by 30](#) - [Related articles](#) - [View as HTML](#) - [All 17 versions](#)

[CITATION] **Validation** of a full-chip **simulation** model for supply noise and delay dependence on average voltage drop with on-chip delay measurement

[osaka-u.ac.jp](#) [PDF]

Y Ogasahara, T Enami, M Hashimoto, T Sato, T Onoye - IEEE Transactions on ..., 2007

[Cited by 10](#) - [Related articles](#) - [BL Direct](#) - [All 3 versions](#)

[CITATION] Extraction of an extrinsic **parasitic** network for accurate mm-wave FET scalable modeling on the basis of full-wave EM **simulation**

D Resca, A Raffo, A Santarelli, G Vannini, F Filicori

[Cited by 3](#) - [Related articles](#)

[Modeling of MOSFET \*\*parasitic\*\* capacitances, and their impact on circuit performance](#)

J Mueller, R Thoma, E Demircan, C Bernicot, A ... - Solid-State Electronics, 2007 - Elsevier

... effects in the channel region were approximated with the van Dort model [8]. Consistency checks for 3D **simulation** results were available ... The following ansatz was used to model the gate voltage dependent scaling **behavior** for the different extrinsic, **parasitic** components C ...

[Cited by 4](#) - [Related articles](#) - [All 6 versions](#)

[CITATION] **Behavioral** Modeling of  $\Sigma\Delta$  Modulators using VHDL-AMS

G Suárez, M Jiménez

[Cited by 2](#) - [Related articles](#)

[CITATION] Implementation and **validation** of a physics-based circuit model for IGCT with full temperature dependencies

[sc.edu](#) [PDF]

X Wang, A Calafat, JL Hudgins, E Santi, PR Palmer - 2004 IEEE 35th Annual Power ..., 2004

[Cited by 11](#) - [Related articles](#) - [BL Direct](#) - [All 4 versions](#)

[PS] [Analog \*\*behavioral simulation\*\* and modeling](#)

[berkeley.edu](#) [PS]

EWY Liu - 1993 - [embedded.eecs.berkeley.edu](#)

... The first phase in this step is component extraction where a schematic with **parasitic** resistances and capacitances is produced from layout. ... determined using SPICE **simulation**. ... of data analysis to fit parameters for **behavioral** models of the components. This identi- ...

[Cited by 4](#) - [Related articles](#) - [View as HTML](#) - [All 4 versions](#)

[Patch leaving decision rules and the Marginal Value Theorem: an experimental analysis and a \*\*simulation\*\* model](#)

[oxfordjournals.o](#)

E Wajnberg, X Fauvergue, O Pons - Behavioral Ecology, 2000 - ISBE

... a basis for building a **simulation** model of patch exploitation in **parasitic** wasps has ... **simulation**, and from the moment the female entered the patch, the **behavioral** sequence was ... The **simulation** model was first used with the regression parameters estimated from the experimental ...

[Cited by 38](#) - [Related articles](#) - [BL Direct](#) - [All 8 versions](#)


[PDF] [Numerical \*\*simulation\*\* of a MW-class self field magnetoplasmadynamic thruster using the MACH2 code](#)

[umich.edu](#) [PDF]

Bl. England, PG Mikellides - IEPC Paper, 2005 - [sgc.engin.umich.edu](#)

... Through the use of the code, additional insights into the plasma **behavior** are obtained and ... multiple section circuit is displayed in Figure 4, (For simplicity, the **parasitic** inductances and ... D. **Simulation Validation** Thruster modeling addressed operation at 12.8g/s varying the power ...

[Cited by 2](#) - [Related articles](#) - [View as HTML](#)

 [Create email alert](#)



Result Page: [Previous](#) [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [11](#) [Next](#)

behavioral parasitic simulation validation

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2010 Google

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more ▼](#)
[Sign in](#)

Google scholar

parasitic coverification simulation

Search

[Advanced Scholar Search](#)  
[Scholar Preferences](#)

Scholar



Articles and patents

anytime

include citations

Results 1 - 10 of about 48. (0.11 sec)

Did you mean: [parasitic \*\*verification\*\* simulation](#)[\[PDF\]](#) [Chip Power Model-A New Methodology for System Power Integrity Analysis and Design](#)[apache-da.com](#) [\[PDF\]](#)E Kulali, E Wasserman, J Zheng, AD ... - IEEE EPEP, ..., 2007 - [staging.apache-da.com](#)... is proposed in this paper for the efficient IC-package-PCBco-design and **co-verification** of global ...current signature as well as reduced-order equivalent circuit of the **parasitic** network ... is SPICEcompatible, and can be readily plugged into package and board **simulation** and design ...[Cited by 3](#) - [Related articles](#) - [View as HTML](#) - [All 4 versions](#)[\[CITATION\]](#) Smart to Finish

I Product, V Market, E Computing

[\[CITATION\]](#) ASIC Challenges: Emerging from a Primordial Soup

W Hook

[\[CITATION\]](#) Systems on chips design: system manufacturer point of view[date-conference.com](#) [\[PDF\]](#)

V Loukusa, H Pohjonen, A Ruha, T Ruotsalainen, O ... - Design, Automation and ..., 2004

[Cited by 1](#) - [Related articles](#) - [All 9 versions](#)[\[CITATION\]](#) A reconfigurable signal processing IC with embedded FPGA and multiport Flash memory[psu.edu](#) [\[PDF\]](#)

M Borgatti, L Calli, G De Sandre, B Forêt, IF Lertora, G ... - Design Automation ..., 2003

[Cited by 7](#) - [Related articles](#) - [All 12 versions](#)[\[CITATION\]](#) Chip-package codesign flow for mixed-signal SiP designs

T Brandtner

[Cited by 4](#) - [Related articles](#) - [EEL Direct](#) - [All 4 versions](#)[SESSION 1: CEO Panel: EDA-This is Serious Business](#)S SESSION, H Leakage - [ieeexplorepreview.ieee.org](#)... A Synthesis Flow Toward Fast **Parasitic** Closure for Radio-Frequency integrated Circuits ...Communication-Efficient Hardware Acceleration for Fast Functional **Simulation**, 293 A FastHardware/Software **Co-Verification** Method for System-on-a-Chip by Using a C/C++ **Simulator** ...[All 2 versions](#)[\[CITATION\]](#) A New Fast and Accurate Method of Extracting the Parasitics of Multi-layer Packages

YS Hong

[Cited by 2](#) - [Related articles](#) - [All 2 versions](#)[Integrated approach for design, \*\*simulation\*\* and verification of monolithic, silicon-based opto-electronic circuits](#)

K Shastri, S Pathak, P Gothoskar, P ... - US Patent App. 11/ ..., 2005 - Google Patents

... The annotated results (complete with definitions of **parasitic** capacitances and resistances, for example) is then re-simulated and compared with the prior **simulation**, with alterations madein the logic design and ... [0029] Once the **co-verification** and co-**simulation** processes ...[All 4 versions](#)[\[PDF\]](#) [Automatic Insertion of Efficient Assertions in Combinational Gate Level Circuits Using Particle Swarm Optimization](#)[ut.ac.ir](#) [\[PDF\]](#)A Ghoftani, F Javaheri, S Safari, Z Navabi - [cad.ut.ac.ir](#)... **Co-Verification**: Many formal verification tools can process HDL assertions. ... Changes in parametersof PSO algorithm can have a **parasitic** impact on the results or the ... **Simulation** times wereacceptable, and they could be further improved using better methods of **simulation** and ...[Related articles](#) - [View as HTML](#)☐ [Create email alert](#)Did you mean to search for: [parasitic \*\*verification\*\* simulation](#)

Goooooogle ►

Result Page: 1 2 3 4 5 [Next](#)

parasitic coverification simulation

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2010 Google

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more ▼](#)
[Sign in](#)

Google scholar

parasitic netlist simulation verification

Search

[Advanced Scholar Search](#)  
[Scholar Preferences](#)

Scholar



Articles and patents

anytime

include citations

Results 21 - 30 of about 2,260. (0.15 sec)

A top-down microsystems design methodology and associated challenges[psu.edu](#) [PDF]

MS McCorquodale, FH Gebara, KL Kraver, ... - Proceedings of the ..., 2003 - portal.acm.org  
 ... fast as it was described by behavioral HDL, not a complete device-level **netlist**. ... Similarly, **parasitic** extraction and backannota- tion afforded an iterative process in completing the mechanical ... closure was reached in each domain, a second cross-domain **simulation** was executed ...

[Cited by 28](#) - [Related articles](#) - [All 19 versions](#)Verification of CDM circuit **simulation** using an ESD evaluation circuit

M Etherton, J Willemen, W Wilkening, N Qu, S ... - Microelectronics ..., 2007 - Elsevier  
 ... The **simulation** results achieved with the original **netlist** without **parasitic** elements and applying standard device models agreed only partly with the failure modes observed from functional measurements. Some clear disagreements were observable. ...

[Cited by 2](#) - [Related articles](#) - [All 7 versions](#)A true electrical cell model for timing, noise, and power grid **verification**

N Menezes, C Kashyap, C Amin - Proceedings of the 45th annual ..., 2008 - portal.acm.org  
 ... Since macromodels provide us the ability to model large extracted cell **netlists** with only a few nonlinear current sources and capacitors, we observe significant speed-ups when using ... The larger the library cell, the more the number of **parasitic** elements in the extracted **netlist**. ...

[Cited by 3](#) - [Related articles](#) - [All 2 versions](#)[CITATION] Substrate noise analysis and experimental **verification** for the efficient noise prediction of a [psu.edu](#) [PDF] digital PLL

N Checka, A Chandrakasan, R Reif

[Cited by 4](#) - [Related articles](#) - [BL Direct](#) - [All 11 versions](#)ESDZapper: a new layout-level **verification** tool for finding critical discharging path under ESD stress

R Zhan, H Xie, H Feng, A Wang - Proceedings of the 2005 Asia and ..., 2005 - portal.acm.org  
 ... In this paper, we present a new ESD CAD tool, entitled ESDZapper, to find the critical discharging path under ESD stress, hence, perform full-chip ESD zapping test in **simulation**. ... **Netlist** with all intentional & **parasitic** ESD devices ESDCat ...

[Cited by 3](#) - [Related articles](#) - [All 3 versions](#)[CITATION] **Simulation** methodology and experimental **verification** for the analysis of substrate noise on LC-VCO's[uci.edu](#) [PDF]

S Bronckers, C Soens, G Van der Plas, G Vandersteen, ... - Design, Automation &amp; Test ..., 2007

[Cited by 3](#) - [Related articles](#) - [All 4 versions](#)Transistor-level timing and **simulator** and power analyzer

X Huang, WH Zhang - US Patent 5,553,008, 1996 - Google Patents  
 ... 3, 1996 Sheet 9 of 19 START J y-270 SET nCOUNT=I.272 OBTAIN n FROM **NETLIST** BASED ON nCOUNT 274 276 CALL ... Switch-level timing **simulation**, represented by such pro- 35 grams as MOTIS and RSIM, serves a critical role in the **simulation** and **verification** of logic ...

[Cited by 46](#) - [Related articles](#)[CITATION] Statistics based generation of tests for parametric faults in analogue circuits

Z Jaworski, M Niewozas, W Kuzmierz - at International Mixed Signal Testing ..., 1995

[Cited by 3](#) - [Related articles](#) - [All 3 versions](#)[PDF] **Simulators** shred the limits of mixed-signal design[eetindia.co.in](#) [PDF]

C Relyea - Communication Systems Design, 2003 - eetindia.co.in

... To address this problem, hierarchy in the post- **parasitic netlists** needs to be preserved as much ... design environment, such as selecting an individual net and viewing the associated **parasitic** capacitance and ... Since only the block's parasitics are added to the **netlist**, the result is a ...


[Cited by 1](#) - [Related articles](#) - [View as HTML](#) - [BL Direct](#) - [All 4 versions](#)Apparatus for forming input data for a logic **simulator**


T Nakamori - US Patent 5,715,170, 1998 - Google Patents

... for holding rules that determine **parasitic** resis- effective when it is desired to carry out the **simulation** at high tances and **parasitic** capacitances occurring among the ele- speed without

giving great importance to the precision of the 35 ments; **net list**-forming means ...

[Cited by 2](#) - [Related articles](#)

 [Create email alert](#)



Result Page: [Previous](#) [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [11](#) [12](#) [Next](#)

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2010 Google

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more](#) ▼
[Sign in](#)

Google scholar

compare parasitic simulation results validation

Search

[Advanced Scholar Search](#)  
[Scholar Preferences](#)

Scholar



Articles and patents

anytime

include citations

Results 1 - 10 of about 14,700. (0.16 sec)

### A simulation model of the epidemiology of urban dengue fever: literature analysis, model development, preliminary validation, and samples of simulation results

[nescent.org](#) [PDF]

DA Fooks, E Daniels, DG Haile, JE Keesling - The American journal of ..., 1995 - ASTM

... **validation** and to demonstrate the parameterization process for a specific location, we **compare** simulations ... conclude with some additional examples of **simulation results** to give an indication of the types ... the third in a series of articles documenting the development, **validation**, and use ...

Cited by 170 - Related articles - BL Direct - All 5 versions

### ... for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of low-level ...

MD Rostoker, C Dangelo, V Nagasamy, D ... - US Patent ..., 1996 - Google Patents

... BEHAVIOR-ORIENTED DESCRIPTION, INCLUDING ESTIMATION AND COMPARISON OF LOW ... 1008 HIERARCHICAL KNOWLEDGE BASE (SIMULATION MODEL) SIMULATION

(COMPUTATION OF SECOND SEMANTIC ATTRIBUTE) /SIMULATIONS V RESULTS J Fig. ...

Cited by 92 - Related articles - All 2 versions

### [CITATION] SPECS simulation validation with efficient transient sensitivity computation

TV Nguyen, P Feldmann, SW Director, RA Rohrer - 1989 IEEE International ..., 1989

Cited by 16 - Related articles

### [CITATION] Electrostatic of wound components: analytical results, simulation and experimental validation of the parasitic capacitance

E LAVEUVE, JP KERADEC, M BENSOAM

Cited by 13 - Related articles

### [PDF] Validation and test issues related to noise induced by parasitic inductances of VLSI interconnects

[isu.edu.tw](#) [PDF]

A Sinha, SK Gupta, MA Breuer - IEEE Transactions on Advanced ..., 2002 - ee.isu.edu.tw

... From a comparison of the pulses in cases (i) and (iii), we see that self inductance causes the pulse to have a steep initial slope. ... **Simulation results** are shown in Fig. ... Thus, the magnitude of crosstalk slowdown may increase when **parasitic** inductances are considered. ...

Cited by 20 - Related articles - View as HTML - BL Direct - All 9 versions

### The development of an age structured model for schistosomiasis transmission dynamics and control and its validation for Schistosoma mansoni

[nih.gov](#) [PDF]

MS Chan, HL Guyatt, DAP Bundy, M ... - Epidemiology and ..., 2009 - journals.cambridge.org

... The model is run by assuming that the population **parasite** distribution is initially at equilibrium. ... are sufficiently close to the actual benefits to warrant using the model to **compare** the potential ... The **simulation** shows a decrease in the intensity of infection over the 20 years of ...

Cited by 30 - Related articles - BL Direct - All 8 versions

### [PDF] Accurate modeling of layout parasitic to forecast EMI emitted from a DC-DC converter

[gda.pl](#) [PDF]

P Musznicki, JL Schanen, B Allard, PJ Chrzan - Proceedings of the 2004 ..., 2004 - eiy.pg.gda.pl

... The influence of stray inductance is shown on Fig. 12, where comparison of **results** of **simulation** with and without Saber® macro component generated in InCa is presented. On the other side **parasitic** capacitances of copper track can be removed. ...

Cited by 23 - Related articles - View as HTML - All 2 versions

### Validation of a Neospora caninum iscom ELISA without a gold standard

J Frössling, B Bonnett, A Lindberg, C ... - Preventive veterinary ..., 2003 - Elsevier

... Histology, immunohistochemistry, polymerase chain-reaction techniques and isolation of the **parasite** are used on ... the absence of a gold standard, we used Gibbs sampling to **compare** the ELISA ... In Table 3, we show **simulation results** contrasting the use of informative priors and ...

Cited by 22 - Related articles - All 4 versions

### [PDF] Benchmarks for interconnect parasitic resistance and capacitance

[york.ac.uk](#) [PDF]

NS Nagaraj, T Bonfield, A Singh, F Cano, U ... - Proceedings of the 4th ..., 2003 - cs.york.ac.uk

... **Results** of application of these benchmarks to **compare parasitic** extraction tools are ... Accurate modeling of interconnect parasitics is listed as one of the difficult challenges in ITRS Modeling


and **Simulation** section [1]. Accurate modeling of Deep Sub Micron (DSM ...

[Cited by 12](#) - [Related articles](#) - [View as HTML](#) - [All 5 versions](#)

[CITATION] Characterization and modeling of **parasitic** emission in deep submicron CMOS

B Vrignon, SD Bendhia, E Lamoureux, E Sicard - IEEE Transactions on ..., 2005

[Cited by 27](#) - [Related articles](#) - [All 4 versions](#)

 [Create email alert](#)

Google 

Result Page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2010 Google